

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231

A DDI TO A TYONG	T		Washington, D.C. 20231	TRADEMARKS	
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	1		
09/476,862 26021 75	01/03/2000	AKIRA TSUKIHASHI	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
			005586-20026	8395	
HOGAN & HARTSON L.L.P.					
SUITE 1900	DAVENUE		EXAMINER		
LOS ANGELES, CA 90071-2611			PATEL, GA	PATEL, GAUTAM	
			ART UNIT	PAPER NUMBER	
			2653		
			DATE MAILED: 08/06/2002		

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No. 09/476,862

Applicant(s)

Tsukihashi

Examiner

Gautam R. Patel

Art Unit 2653

	The MAILING DATE of this communication appears	on the cover sheet with the corre	
	for Reply		
	ORTENED STATUTORY PERIOD FOR REPLY IS SET MAILING DATE OF THIS COMMUNICATION.	T TO EXPIRE <u>three</u> MON	NTH(S) FROM
mailin - If the - If NO - Failun - Any re	sions of time may be available under the provisions of 37 CFR 1.136 (a). In no g date of this communication. period for reply specified above is less than thirty (30) days, a reply within the speriod for reply is specified above, the maximum statutory period will apply and et or reply within the set or extended period for reply will, by statute, cause the apply received by the Office later than three months after the mailing date of this dipatent term adjustment. See 37 CFR 1.704(b).	statutory minimum of thirty (30) days will be constanting the spire SIX (6) MONTHS from the mailing data polication to become ABANDONED (35 U.S.C.	sidered timely. ste of this communication. § 133).
Status			
1) 💢	Responsive to communication(s) filed on <u>Jul 5, 200</u>	2	
2a) □	This action is FINAL . 2b) ☒ This action	on is non-final.	
3) 🗌	Since this application is in condition for allowance exclosed in accordance with the practice under Ex pa	•	
Dispos	sition of Claims		
4) 🗶	Claim(s) <u>3-12</u>		is/are pending in the applica
	4a) Of the above, claim(s)		is/are withdrawn from considera
5) 🗌	Claim(s)		is/are allowed.
6) 💢	Claim(s) <u>3-12</u>		is/are rejected.
7) 🗆	Claim(s)		is/are objected to.
8) 🗌	Claims	are subject to	restriction and/or election requirem
Applic	ation Papers		
9) 🗌	The specification is objected to by the Examiner.		
10) 🗆	The drawing(s) filed on is/ar	re aƊ accepted or b)⊡ objecte	d to by the Examiner.
	Applicant may not request that any objection to the drawing	ng(s) be held in abeyance. See 37 Cl	FR 1.85(a).
11) 🗌	The proposed drawing correction filed on	is: a 🔲 approved	b) ☐ disapproved by the Examiner.
	If approved, corrected drawings are required in reply to the	is Office action.	·
12) 🗌	The oath or declaration is objected to by the Examine	r.	
Priorit	y under 35 U.S.C. §§ 119 and 120		
13) 🗌	Acknowledgement is made of a claim for foreign prior	rity under 35 U.S.C. § 119(a)-(d) o	or (f).
a)[☐ All b) ☐ Some* c) ☐None of:		
	1. \square Certified copies of the priority documents have t	peen received.	
	2. \square Certified copies of the priority documents have t	peen received in Application No.	
*0	3. Copies of the certified copies of the priority documents application from the International Bureau	(PCT Rule 17.2(a)).	s National Stage
	ee the attached detailed Office action for a list of the c		
_	Acknowledgement is made of a claim for domestic pr	, - , ,	
	 The translation of the foreign language provisional and acknowledgement is made of a claim for domestic present. 	••	Vor 101
Attachn		ionty under 55 0.5.0. 99 120 and	#OI 12 I.
_	otice of References Cited (PTO-892)	4) Interview Summary (PTO-413) Paper N	o(s).
_	otice of Draftsperson's Patent Drawing Review (PTO-948)	5) Notice of Informal Patent Application (P	
3) []Int	formation Disclosure Statement(s) (PTO-1449) Paper No(s).	6) Other:	•

Art Unit: 2653 Paper Number: 15

Page 2

DETAILED ACTION

1. Claims 3-12 are pending for the examination.

CPA STATUS

2. The request filed on 6-27-02 for a Continued Prosecution Application (CPA) under 37 CFR 1.53(d) based on parent Application is acceptable and a CPA has been established. An action on the CPA follows.

Claim Rejections - 35 U.S.C. § 103

- 3. The following is a quotation of 35 U.S.C. § 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Subject matter developed by another person, which qualifies as prior art only under subsection (f) or (g) of section 102 of this title, shall not preclude patentability under this section where the subject matter and the claimed invention were, at the time the invention was made, owned by the same person or subject to an obligation of assignment to the same person.

4. Claims 3-12 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Shinada et al., US. patent 5,436,875 (hereafter Shinada) in view of Landry et al., US. patent 5,434,997 (hereafter Landry).

As to claim 3, Shinada discloses the invention as claimed [see Figs. 1-16] including a buffer memory, a data processing circuit and a system control circuit, a write circuit comprising:

As to claim 3, Shinada discloses::

Application/Control Number: 09/476,862: Page 3
Art Unit: 2653 Paper Number: 15

 a buffer memory fig. 1, units 18 and 22] for temporarily storing the received data [col. 6, lines 1-5];

- b. a data processing circuit [fig. 1, units 14 and 6] for preparing the recording data to record onto the disk, based on the received data read from the buffer memory [col. 6, lines 54-59; and
- c. a system control circuit [fig. 1, unit 10] for controlling writing and reading of the received data with respect to the buffer memory, and operation of the data processing circuit [col. 5, lines 40-42 and col. 5, lines 65-68], and
- d. A writing circuit [fig.1, unit 4] for writing the recorded data supplied from the data processing circuit onto the disk [col. 5, lines 18-39];
- e. wherein the system control circuit [fig. 1, unit 10] suspends operation of the data processing circuit until an amount of received data equivalent to a predetermined writing capacity [memory 22 drops below the fixed volume or not; col. 8, lines 34-35] has been stored in the buffer memory, and releases suspension of the operation of the data processing circuit when an amount of received data equivalent to the predetermined writing capacity has been stored in the buffer memory [col. 8, lines 19-55];
- f. wherein the system control circuit stores an address successive to an address of received data last recorded [position information] onto the disk [data previously stored], as a recording start address on the disk, and controls the writing circuit so as to write the recording data supplied from the data processing circuit onto the disk as the recording start address [col. 1, lines 51-57; col. 5, lines 51-64 and col. 12, lines 48-68]; and
- g. wherein the system control circuit synchronizes the recording data to be newly recorded onto the disk, supplied from the data processing circuit to the writing circuit, with recording data recorded on the disk [col. 6, lines 12-28], said data processing circuit being operated in synchronism with a reproduction clock obtained by reproducing the data already recorded on the disk [col. 2, lines 14-17; col. 7, lines 38-52; col. 9, lines 15-29].

Page 4 Art Unit: 2653 Paper Number: 15

Shinada discloses all of the above elements including system control circuit for suspending the operation of the data processing circuit [col. 8, lines 19-30]. Shinada does not specifically disclose how his system is suspending this operation and details of the suspension circuit and data being placed in a suspended state by interrupting the power supply or by halting an operation clock to the extent claimed. However Landry clearly discloses:

the data processing circuit for recording data being placed in a suspended state by interrupting the power supply or by halting the supply of an operation clock [col. 2, lines 19-40 and col. 16, lines 13-61; Landry]. Both Shinada and Landry are interested in controlling the recording operation of the data and avoiding wrong data recording by checking the data content against some reference point [such as threshold or fixed volume of data] and controlling the recording operation. Also both are aware the most of the data processing system are interrupt driven and need to store data in the buffer because of interrupts. It would have been obvious to one of ordinary skill in the at the time of invention to have provided the system of Shinada with details of controlling the data recording by halting the system clock as disclosed by Landry, because doing so would have provided a mechanism for localizing an error or fault on the spot and easily correct it [see col. 1, lines 13-30; Landry], in order to implement the suggested invention of Shinada.

5. As to claim 4, Shinada discloses:

a motor control circuit [fig. 1, unit 7] for controlling a motor for driving the disk, wherein the motor control circuit controls the motor such that the disk rotates, while operation of the data processing circuit is suspended at a same speed as that at which the disk rotated immediately before the suspension of data recording [col. 5, lines 3-30 and col. 6, lines 35-40];

NOTE: Shinada discloses that disc rotates under constant linear velocity [col. 5, lines 5-6]. Shinada also discloses that disc is able to start the recording function again without

Art Unit: 2653 Paper Number: 15

Page 5

stopping the inputting the data signal S1. In other words the disc speed is constant before and after the suspension of the recording.

6. As to claim 5 Shinada does not specifically discloses that the buffer memory is set at a full memory capacity. "Official Notice" is taken that both the concept and the advantages of setting the buffer memory capacity at full capacity are well known in the art. It would have been obvious to provide a full capacity to buffer memory in Shinada's system as this setting the capacity to full allows the system to use the full capability of the buffer. Since real estate in the integrated circuits and on the board are at premium one of ordinary skill in the art would have been able to provide the mechanism to use full capability of the buffer so as not to waste premium space in the buffer. These concepts are well known in the art and do not constitute a patentably distinct limitation, per se [M.P.E.P. 2144.03].

7. As to claim 6, Shinada discloses:

the writing capacity of the buffer memory is set at the capacity of the buffer memory deducted by an amount of data expected to be written into the buffer memory before data recording onto the disk is resumed [col. 6, lines 16-27].

Shinada discloses all of the above elements. Shinada does not specifically discloses that the buffer memory is set at a full memory capacity. "Official Notice" is taken that both the concept and the advantages of setting the buffer memory capacity at full capacity are well known in the art. It would have been obvious to provide a full capacity to buffer memory in Shinada's system as this setting the capacity to full allows the system to use the full capability of the buffer. Since real estate in the integrated circuits and on the board are at premium one of ordinary skill in the art would have been able to provide the mechanism to use full capability of the buffer so as not to waste premium space in the buffer. These concepts are well known in the art and do not constitute a patentably distinct limitation, per se [M.P.E.P. 2144.03].

Application/Control Number: 09/476,862: Page 6
Art Unit: 2653 Paper Number: 15

NOTE: recording or writing stops when the memory capacity minus expected data limit is reached. In other words memory 18 data falls below a prescribed value or threshold.

8. As to claim 7, Shinada discloses:

- a. a buffer memory fig. 1, units 18 and 22] for temporarily storing the received data [col. 6, lines 1-5];
- b. a data processing circuit [fig. 1, units 14 and 6] for preparing the recording data to record onto the disk, based on the received data read from the buffer memory [col. 6, lines 54-59; and
- c. a system control circuit [fig. 1, unit 10] for controlling writing and reading of the received data with respect to the buffer memory, and operation of the data processing circuit [col. 5, lines 40-42 and col. 5, lines 65-68]; and
- d. a writing circuit [fig. 1, unit 4] for writing the recorded data supplied from the data processing circuit, onto the disk, wherein the system control circuit suspends operation of the data processing circuit until an amount of received data equivalent to a predetermined writing capacity has been stored in the buffer memory, and releases suspension of the operation of the data processing circuit to resume writing of the recording data onto the disk by the writing circuit when an amount of received data equivalent to the predetermined writing capacity has been stored in the buffer memory [col. 8, lines 19-55].

Shinada discloses all of the above elements including system control circuit for suspending the operation of the data processing circuit [col. 8, lines 19-30]. Shinada does not specifically disclose how his system is suspending this operation and details of the suspension circuit and data being placed in a suspended state by interrupting the power supply or by halting an operation clock to the extent claimed. However Landry clearly discloses:

the data processing circuit for recording data being placed in a suspended state by interrupting the power supply or by halting the supply of an operation clock [col. 2,

Art Unit: 2653 Paper Number: 15

lines 19-40 and col. 16, lines 13-61; Landry]. Both Shinada and Landry are interested in controlling the recording operation of the data and avoiding wrong data recording by checking the data content against some reference point [such as threshold or fixed volume of data] and controlling the recording operation. Also both are aware the most of the data processing system are interrupt driven and need to store data in the buffer because of interrupts. It would have been obvious to one of ordinary skill in the at the time of invention to have provided the system of Shinada with details of controlling the data recording by halting the system clock as disclosed by Landry, because doing so would have provided a mechanism for localizing an error or fault on the spot and easily correct it [see col. 1, lines 13-30; Landry], in order to implement the suggested invention of Shinada.

9. As to claim 8, Shinada discloses:

the system control circuit stores an address successive to an address of received data last recorded [position information] onto the disk [data previously stored], as a recording start address on the disk, and controls the writing circuit so as to write the recording data supplied from the data processing circuit onto the disk as the recording start address [col. 1, lines 51-57; col. 5, lines 51-64 and col. 12, lines 48-68].

10. As to claim 9, Shinada discloses:

wherein the system control circuit synchronizes the recording data to be newly recorded onto the disk, supplied from the data processing circuit to the writing circuit, with recording data recorded on the disk, said data processing circuit being operated in synchronism [simultaneously] with a reproduction clock obtained by reproducing the data already recorded on the disk [col. 2, lines 14-17; col. 7, lines 38-52; col. 9, lines 15-29].

11. As to claim 10, Shinada discloses:

Art Unit: 2653

Page 8
Paper Number: 15

a motor control circuit [fig. 1, unit 7] for controlling a motor for driving the disk, wherein the motor control circuit controls the motor such that the disk rotates, while operation of the data processing circuit is suspended at a same speed as that at which the disk rotated immediately before the suspension of data recording [col. 5, lines 3-30 and col. 6, lines 35-40];

NOTE: Shinada discloses that disc rotates under constant linear velocity [col. 5, lines 5-6]. Shinada also discloses that disc is able to start the recording function again without stopping the inputting the data signal S1. In other words the disc speed is constant before and after the suspension of the recording.

- 12. As to claim 11 Shinada does not specifically discloses that the buffer memory is set at a full memory capacity. "Official Notice" is taken that both the concept and the advantages of setting the buffer memory capacity at full capacity are well known in the art. It would have been obvious to provide a full capacity to buffer memory in Shinada's system as this setting the capacity to full allows the system to use the full capability of the buffer. Since real estate in the integrated circuits and on the board are at premium one of ordinary skill in the art would have been able to provide the mechanism to use full capability of the buffer so as not to waste premium space in the buffer. These concepts are well known in the art and do not constitute a patentably distinct limitation, per se [M.P.E.P. 2144.03].
- 13. As to claim 12, Shinada discloses:

the writing capacity of the buffer memory is set at full memory capacity of the buffer memory deducted by an amount of data expected to be written into the buffer memory before data recording onto the disk is resumed [col. 6, lines 16-27].

NOTE: recording or writing stops when full memory capacity minus expected data limit is reached. In other words memory 18 data falls below a prescribed value or threshold.

14. In the REMARKS, the Applicant argues as follows:

Art Unit: 2653

Page 9

Paper Number: 15

A) That: "Reproduction and recording are alternatively performed in Shinada for this purpose, and Shinada fails to disclose or suggest the idea of reproducing the disk for the purpose of setting the timing for additional recording onto the disk so that the additional recording follows the data recorded immediately before the suspension of recording." [page 3, para 2; REMARKS].

FIRST: The purpose of Shinada system is to write and read simultaneously. To this end Shinada is using buffers exactly as claimed and disclosed by the Applicants.

SECOND: Shinada clearly discloses this aspect of simultaneous recording and reading. [see col. 9, lines 15-29].

THIRD: When recording is taking place and data is coming too fast, that data is stored in the buffer. Also when reading is taking place the data is recorded in the buffer at the same time.

B) That: "in case of the present invention, the data to be recorded, which is output from an encoder, is synchronized to data already recorded onto the disk in order to allow additional recording continuously from a position so that there is no gap from the data recorded immediately before suspension of recording." [page 3, para 3; REMARKS].

FIRST: This aspect of recording on the disk without gaps on the tracks has not been claimed.

SECOND: Shinada clearly discloses that his system keeps data continuous. Shinada also give reason for doing this. That by keeping data continuous, sound break can be effectively avoided [see col. 8, lines 19-26].

Art Unit: 2653 Paper Number: 15

Contact information

15. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Gautam R. Patel whose telephone number is (703) 308-7940. The examiner can normally be reached on Monday through Thursday from 7:30 to 6.

The appropriate fax number for the organization (Group 2650) where this application or proceeding is assigned is (703) 872-9314.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. William Korzuch, can be reached on (703) 305-6137.

Any inquiry of a general nature or relating to the status of this application should be directed to the group receptionist whose telephone number is (703) 305-4700 or the group Customer Service section whose telephone number is (703) 306-0377.

Gautam R. Patel Patent Examiner Group Art Unit 2653

August 4, 2002

Gautaur R Radd

Page 10